News Room
OSCI Debuts Standard for SystemC Analog Mixed-Signal Extensions
Public Review of Draft 1 Standard Open through March 31, 2009
GRENOBLE, France - Dec. 3, 2008 - The Open SystemC Initiative (OSCI), an independent non-profit organization dedicated to supporting and advancing SystemC(tm) as an industry-standard language for electronic system-level (ESL) design, today announced the release of the first draft standard of the SystemC Analog/Mixed-Signal (AMS) extensions here during the IP-Based System Design Conference (IP 08). The AMS draft 1 standard proposes the first definitions for the design and modeling ... More »
| Latest Member Press Releases | |
| JEDA Validation Tools Suite to Reduce ESL Project Risks | 15 Oct 2008 |
| XtremeEDA Merges with ESLX, Opens US Office | 09 Sep 2008 |
| Synopsys Supports OSCI SystemC TLM-2.0 | 09 Jun 2008 |
| GreenSocs to Host Transaction-level Modeling Tutorial at DAC | 04 Jun 2008 |
| Mentor Graphics Chairman and CEO to Moderate 6th Annual ESL Symposium Panel at DAC 2008 | 28 May 2008 |
| Synopsys Adds 30 New Titles to DesignWare System-Level Library | 15 May 2008 |
| VIRTUTECH PRESENTS SIMICS 4.0, FIRST DETERMINISTIC MULTITHREADING VSD PLATFORM | 31 Mar 2008 |
| Virtutech Announces Initiative to Further Advance Standards for Virtualized Software Development | 10 Mar 2008 |
| Latest Media Coverage | |
| Links to external sites will open in a new window. | |
|
AMS standard ready for review
The Open SystemC Initiative (OSCI) has announced the release of the first draft standard of the SystemC Analog/Mixed-Signal (AMS) extensions. The AMS draft 1 standard proposes the first definitions for the design and modeling of embedded analog/mixed-signal systems at higher levels of abstraction, such as those found in telecommunication, automotive and imaging sensor applications. |
EE Times 03 Dec 2008 |
|
Synopsys Announces Complete SuperSpeed USB IP Solution Consisting of Device Controller, PHY and Verification IP
Synopsys, Inc. (Nasdaq: SNPS - News), a world leader in software and IP for semiconductor design and manufacturing, today announced a complete, single vendor SuperSpeed USB IP solution consisting of the DesignWare® device controller, PHY and verification IP. |
Yahoo Finance 12 Nov 2008 |
|
Atrenta Announces "SpyGlass(R) Clean" Flow with Leading ESL Synthesis Providers
Atrenta Inc., the leading provider of Early Design Closure(R) solutions to radically improve design efficiency throughout the IC design flow, today announced the expansion of its "SpyGlass(R) clean RTL" efforts to the ESL synthesis flow. |
centredaily.com 10 Nov 2008 |
|
Cadence rolls Speedbridge adapters, verification IP
Cadence Design Systems Inc. said Monday (Nov. 3) it has expanded its system verification IP (VIP) and SpeedBridge adapters portfolio with a focus on transaction-based acceleration (TBA) and in-circuit emulation use models |
EE Times 04 Nov 2008 |
|
ChipVision's PowerOpt Solution Wins Prestigious eg3.com Fall 2008 "Editors' Choice" Award
ChipVision Design Systems, the company whose patented PowerOpt(TM) solution reduces power consumption by up to 75% through system-level optimization, today announced PowerOpt(TM) has won eg3.com's coveted Fall 2008 "Editors' Choice" award. |
centredaily.com 03 Nov 2008 |
|
A SystemC/TLM based methodology for IP development and FPGA prototyping
With the advent of System-on-Chip technology, designs are becoming bigger in size and thus highly complex, time-to-market is becoming critical, and at the same time, RTL methodologies are generally becoming insufficient to fit into this new role. These factors are driving designers to explore new methodologies for early verification of complex IPs (HW as well as SW) as well as complete system. |
Embedded.com 03 Nov 2008 |
